

DESCRIPTION

Microsemi's LX1692 is a cost reduced, third generation Direct Drive CCFL (Cold Cathode Fluorescent Lamp) controller. The integrated controller is optimized to drive CCFL's using resonant full bridge inverter topology.

Resonant full bridge topology provides near sinusoidal waveforms over a wide supply voltage range in order to maximize the life of CCFL lamps, control EMI emissions, and maximize efficiency. This new architecture also provides a wide dimming range.

The LX1692 includes safety features that limit the transformer secondary voltage and protect against fault conditions which include open lamp, broken lamp and short-circuit faults.

The LX1692 regulates the CCFL brightness in three ways: analog dimming, digital dimming, or combined analog and digital dimming methods simultaneously to achieve the widest dimming range (> 60 to 1).

The LX1692 can accept a brightness control signal that is either an analog voltage or a direct low frequency PWM.


The LX1692 also features integrated gate drivers for the four external power MOSFETs.

An integrated 4V LDO powers all internal control circuitry which greatly simplifies supply voltage requirements.

The LX1692 is available in a 20-Pin TSSOP and SOIC.

KEY FEATURES

- For Wide Voltage Range Inverter Application (7V to 22V)
- Patent Resonant Strike for Unsurpassed Striking Power Combined with Best Efficiency
- Low Stress to Transformers
- Excellent Open Circuit Voltage Regulation Reduces Transformer Breakdown Voltage Requirements While Striking Higher Voltage Lamps
- One Inverter for Multiple Panel Types
- Wide Dimming Range
 - Analog Dimming: >3 to 1
 - Digital Dimming : >20 to 1
 - Combined: >60 to 1
- Fool-Proof Striking
- Programmable Burst Dimming Frequency
- Programmable Time Out Protection
- Fixed Operating Frequency
- Open Lamp Voltage Protection, Short Lamp Protection, Arc Protection¹

PRODUCT HIGHLIGHT

BENEFITS

- Even Display Light Distribution
- Longer Lamp Life with Optimized Lamp Current Amplitude
- Reduced Operating Voltage Lowers Corona Discharge and Prolongs Module Life
- High "Nits / Watt" Efficiency Makes Less Heat and Brighter Displays

APPLICATIONS

- LCD TV
- LCD Monitor

PACKAGE ORDER INFO

T _A (°C)	PW	Plastic TSSOP 20-Pin	DW	Plastic SOIC 20-Pin
		RoHS Compliant / Pb-free		RoHS Compliant / Pb-free
-20 to +85		LX1692IPW		LX1692IDW


Note: Available in Tape & Reel. Append the letters "TR" to the part number. (i.e. LX1692IPW-TR)

¹ Arc protection is provided if the arcing level is enough to be triggered.


ABSOLUTE MAXIMUM RATINGS

Supply Input Voltage(VDDP)..... 6.6V
 VIN_SNS -0.3V to (VDDP+0.5V), not to exceed +6.6V
 Digital Input (ENABLE) -0.3V to (VDDP+0.5V) , not to exceed +6.6V
 Analog Inputs (ISNS, OV_SNS, OC_SNS)clamped to $\pm 14V$ Max Peak Current $\pm 100mA$
 Analog Inputs (BRITE_A, BRITE_D) -0.3V to (VDDP +0.5V) , not to exceed +6.6V
 Digital Outputs (AOUT, BOUT, COUT, DOUT) -0.3V to (VDDP +0.5V) , not to exceed +6.6V
 Analog Outputs (I_R, ICOMP, VCOMP)..... -0.3V to (VDDP + 0.5V) , not to exceed +6.6V
 Maximum Operating Junction Temperature 150°C
 Storage Temperature Range..... -65 to 150°C
 Peak Package Solder Reflow Temp.(40 seconds max. exposure) 260°C(+0, -5)

Note: Exceeding these ratings could cause damage to the device. All voltages are with respect to Ground. Currents are positive into, negative out of specified terminal.

PACKAGE PIN OUT


PW PACKAGE
(Top View)



DW PACKAGE
(Top View)

RoHS / Pb-free 100% Matte Tin Lead Finish

THERMAL DATA
DW Plastic SOIC 20-Pin

THERMAL RESISTANCE-JUNCTION TO AMBIENT, θ_{JA}	85°C/W
---	--------

PW Plastic TSSOP 20-Pin

THERMAL RESISTANCE-JUNCTION TO AMBIENT, θ_{JA}	99°C/W
---	--------

Junction Temperature Calculation: $T_J = T_A + (P_D \times \theta_{JA})$.

The θ_{JA} numbers are guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow.

FUNCTIONAL PIN DESCRIPTION

Name	Description
C_R	Lamp Frequency Programming Capacitor Pin – lamp running frequency is set by the combination of C_R and I_R. The internal lamp current oscillator frequency can be forced to follow an external clock signal at this pin. In this case, the programmed frequency must be lower than the external frequency. Minimum pulse width for external synch signal is 1μsec. Maximum duty is 50%
I_R	Current Reference Resistor Input. Connects to an external resistor that determines the magnitude of internal bias currents. The I_R pin is a DC reference voltage of 1V. This voltage cannot be used for other than its intended function. The reference current established at this pin by connecting an external resistor is used to charge a capacitor at the C_R pin. The nominal lamp frequency can be adjusted by varying this resistor value in the range of 20K to 100K Ohms. (Note: C is in pF, R is in KΩ, Freq is in KHz). $F_{LAMP} = \frac{242 \times 10^3}{C_{C_R} \cdot R_{I_R}}$ Other reference currents derived from I_R are used for the digital dimming burst oscillator and the strike time out function.

FUNCTIONAL PIN DESCRIPTION (CONTINUED)

Name	Description
C_BST	Burst dimming mode frequency set capacitor. Internal bias currents set via the I_R pin are scaled down and used to charge and discharge the capacitor connected at the C_BST pin. The voltage at the C_BST pin is a sawtooth waveform displaying a voltage that ranges from 0.5V to 2.5V. The frequency of the PWM for digital dimming is set by the I_R and C_BST pins. $F_{DIM} = \frac{98039}{C_{C_BST} \cdot R_{I_R}} \text{ where } R_{I_R} \text{ is in } K\Omega \text{ and } C_{C_BST} \text{ is in nF, } F_{DIM} \text{ is Hz}$ The internal burst oscillator frequency can also be forced to follow an external clock signal at this pin. In this case, the programmed frequency must be lower than the external frequency.
C_TO	Time Out set capacitor. An external capacitor is charged with an on chip current source to create a voltage ramp. Over voltage fault shutdown is disabled until C_TO voltage rises above 3.5V, providing a user programmed strike interval. After C_TO is reached to the internal threshold level, then it will be discharged to 0V. Also Short lamp detection will be disabled until C_TO voltage rises above 0.5V. Strike Interval time is $t = 0.035 R_{I_R} \cdot C_{C_TO} \text{ where } R_{I_R} \text{ is in } K\Omega \text{ and } C_{C_TO} \text{ is in } \mu F$ And Short lamp detection disable time interval is $t = 0.005 R_{I_R} \cdot C_{C_TO}$
VDDA	Analog Voltage Regulator Output. This output pin is used to connect an external capacitor to stabilize and filter the on-chip LDO regulator. The input of the LDO is the switched VDDP supply. The LDO output is nominally 4.0V and is used to drive all circuitry except the output buffers at AOUT, BOUT, COUT and DOUT. The drop out voltage is typically 0.05V at 2mA; the average internal load. This output can supply up to a 5mA external load. The output capacitor should be a 100nF ceramic dielectric type.
ENABLE	Chip Enable Input. If logic high, all functions are enabled. If logic low, internal power is disconnected from the VDDP pin, disabling all functions. Logic threshold is 1.85V / 1.35V maximum over supply and temperature range. Maximum current into VDDP when ENABLE < 0.8V, is 50μA. ENABLE may be connected directly to VDDP if the disable function is not used
BRITE_D	Brightness Control Input for digital dimming. The input signal can be a DC voltage or low frequency PWM signal. Active DC voltage range is 0.5V to 2.5V. Signals above 2.5V makes continuous operation, voltages between 0.5V and 2.5V makes PWM digital dimming. Digital dimming pulse width varies from 100% duty at 2.5V to 0% duty at 0.5V. A minimum BRITE_D input voltage (externally supplied) of approximately TBDV is required to prevent fault stop. PWM inputs from either 3.3V or 5V logic are permissible. Frequency may range up to 1KHz. Max jitter of more than 1μs / V on this input may cause noticeable lamp flicker. Refer to Dimming configuration Table for setting.
ICOMP	Error Amp Output for the lamp current regulator. This error amplifier is a gm type and does not require an external capacitor for stability. An External capacitor is connected from this pin to Ground to adjust loop response of the inverter module. This capacitor value can vary from 0.1nF to 33nF as required by specific applications. Error amplifier output voltage is not allowed to exceed the peak voltage of its associated comparator ramp by more than 10%.
VCOMP	Voltage loop compensation pin for transformer output voltage regulation. An external capacitor is connected from this pin to Ground to adjust loop response. An external resistor divider is connected to limit the maximum output duty cycle while the IC is operating in strike mode. Recommended resistor divider value are 100K from VDDA and 300K to GND.
BRITE_A	Brightness control input for analog dimming. The input signal can be a DC voltage or a PWM signal that has been externally filtered to DC. Active DC voltage range is 0 to 2V. Signals above 2V and below 0.45V are clamped and do not change amplitude of output current.
VIN_SNS	Input voltage sense pin. An external resistor and capacitor are connected to this pin to control slope of the frequency tracking oscillator and open lamp voltage regulator timing ramp. Ramp slope becomes steeper as the external bridge power supply increases providing rapid line voltage transient response. This feature permits using very low profile transformers that can easily saturate if simultaneously exposed to both high voltage and high duty cycle operation.

FUNCTIONAL PIN DESCRIPTION (CONTINUED)

Name	Description
OC_SNS	Over current sense input. The OC_SNS input is compared to a 2V reference. The comparator output shuts off the PWM outputs to prevent possible secondary failures. The input voltage at this pin is not rectified. Normal operating voltage levels will be in the range of $\pm 0.5V$ to VDDP. An abnormal voltage can operate continuously as high as $\pm 7V$ peak under load fault conditions. Transients under fault conditions up to $\pm 11 V_{PEAK}$ are permitted. An input voltage above 4 peak but less than $\pm 11V$ peak may cause saturation but will not cause malfunction, phase reversal, or reliability issues with the IC.
OV_SNS	Over Voltage Sense Input. This input pin monitors a voltage divider (approximately 1000:1) placed across the lamp. During strike mode the frequency tracking oscillator uses the voltage waveform from the divider to determine and track load resonant frequency, and the open lamp voltage regulator uses it to regulate open circuit voltage. During both run and strike modes, fault detection comparators monitor voltage amplitude to determine if load opens or shorts occur. See functional description section for details on internal circuit operation. Frequency range of the input signal is from 30KHz to 150KHz and must not be rectified. Normal operating voltage levels will be in the range of ± 0.5 to $\pm VDDP$ peak, centered about $+0.2 V_{DC}$. An abnormal voltage can operate continuously as high as $\pm 7V$ peak under load fault conditions. Transients under load fault conditions up to $\pm 11V$ peak are permitted. An input voltage above $\pm 4V_{pk}$ may cause saturation, but will not cause malfunction, phase reversal, or reliability issues with the IC.
ISNS	Current Sense Input. The ISNS input is full wave rectified by an On-Chip circuit, then presented to the inverting input of the current error amplifier. Frequency range of the input signal is DC to 200KHz. The ISNS pin also monitors lamp current to determine if the lamp is ignited. If a single cycle at the ISNS pin is greater than 0.7V, the strike / run flip flop is clocked to the RUN state and threshold of the strike comparator is lowered to 0.3V. During RUN mode current levels are continuously monitored to detect less than 0.3V. A counter clocked by RMPD_OUT is reset each time current is sensed at this input. If the counter overflows (256 counts) a fault latch is set which shuts down the IC. This fault is expected to occur when the lamp is shorted to ground through an impedance of less than 2K ohms or the ISNS resistor itself is shorted. The counter is inhibited during digital dimming off time. Normal operating voltage levels will be in the range of $\pm 0.5V$ to $\pm 5.5V$. An abnormal voltage can operate continuously as high as $\pm 7V$ peak under load fault conditions. Transients under fault conditions up to $\pm 11 V_{PK}$ are permitted. Input voltages up 4V peak are linearly rectified. An input voltage above $\pm 4V$ peak but less than $\pm 11V$ peak may cause saturation but will not cause malfunction, phase reversal, or reliability issues with the IC.
DOUT	A buffer P-FET driver output. Has a 20K pull up, $R_{DS\text{ON}}$ nominal = 30Ω
COUT	A buffer P-FET driver output. Has a 20K pull up, $R_{DS\text{ON}}$ nominal = 30Ω
BOUT	A buffer N-FET driver output. Has a 20K pull down, $R_{DS\text{ON}}$ nominal = 30Ω
AOUT	A buffer N-FET driver output. Has a 20K pull down, $R_{DS\text{ON}}$ nominal = 30Ω
GND	Ground
VDDP	Input Supply Voltage, 4.5V to 5.5V input range. VDDP is switched (see ENABLE) to remove power from chip. An LDO regulator follows the switch and generates $4.0V_{DC}$. The output driver stages are powered directly from the VDDP input. The output capacitor should be a 1000nF or larger ceramic dielectric type.

ELECTRICAL CHARACTERISTICS

Unless otherwise specified, the following specifications apply over the operating ambient temperature $-20^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ except where otherwise noted and the following test conditions:

Parameter	Symbol	Test Conditions	LX1692			Units
			Min	Typ	Max	
POWER						
Power Supply Input Voltage	VDDP		4.5		5.5	V
Power Supply Output Voltage	VDD_A	VDDP = 4.5V to 5.5V, I Load = 5mA	3.8	4.0	4.2	V
VDDP Operating Current	I _{BB}	C _{AOUT} = C _{BOUT} = C _{COUT} = C _{DOUT} = 2000pF, f _{LAMP} = 62.5kHz		10	15	mA
ENABLE INPUT						
ENABLE Logic Threshold	V _{TH_EN}		1.6	1.85	2.0	V
ENABLE threshold Hysteresis	V _{H_EN}			500		mV
ENABLE High	V _{EN_HIGH}		2.4		VDDP	V
ENABLE Low	V _{EN_LOW}		0		0.8	V
Sleep Mode Current	I _{DD_SLEEP}	V _{ENABLE} = 0V		20	50	μA
Input Resistance	R _{ENR}			100		KΩ
UNDER VOLTAGE LOCKOUT						
UVLO Threshold VDDP	V _{TH_UVLO_P}	Rising edge	3.8		4.2	V
UVLO Hysteresis	V _{H_UVLO}			200		mV
BRIGHTNESS CONTROL						
BRITE_A Voltage Range	V _{R_BR_A}		0		VDDP	V
Full Brightness BRITE_A Input	V _{BR_FULL_A}	V _{R_BR_D} = VDDA, T _A = 25°C	1.9	2	2.1	V
Full Darkness BRITE_A Input	V _{DARK_FULL_A}	V _{R_BR_D} = VDDA		0		V
Full Darkness BRITE_A input Offset	V _{DARKFULL_OS}	V _{R_BR_D} = VDDA, BRITE_A = 0V	0.35	0.45	0.55	V
BRITE_D Voltage Range	V _{R_BR_D}	V _{R_BR_A} = VDDA, T _A = 25°C	0.4		VDDP	V
Full Brightness BRITE_D Input	V _{BR_FULL_D}	V _{R_BR_A} = VDDA	2.37	2.5	2.63	V
Full Darkness BRITE_D Input	V _{DARK_FULL_D}	V _{R_BR_A} = VDDA	0.43	0.55	0.67	V
BURST RAMP GENERATOR						
Ramp Valley Voltage	V _{RVV}		0.43	0.55	0.67	V
Ramp Peak Voltage	V _{RPV}		2.37	2.5	2.63	V
Ramp Frequency	F _{Ramp}	C _{BST} = 10nF, I _R = 40K	230	250	270	Hz
Burst Duty Cycle Range			0		100	%
BRITE_D to DIMPWM Jitter	J _{BDD}	C _{BST} = 10nF, BRITE_D = 2.4V		1	3	μs
Burst PWM min Duty Resolution	DR _{BST}				1	%
LAMP FREQUENCY GENERATOR						
Lamp Frequency Range	F _{LAMP}		30		150	KHz
Max Lamp Strike Frequency	F _{LAMP_STK}	Lamp is not ignited			150	KHz
Lamp Run Ramp Frequency	F _{LAMP_RUN}	Lamp Ignited, Run Mode, T _A = 25°C, I _R = 40K, C _R = 100pF	60.6	62.5	64.4	KHz
Lamp Run Ramp Frequency Regulation	F _{LAMP_REG}	4.5 ≥ VDDP ≤ 5.5V, T _A = 25°C VDDP = 5.5V			±0.5 ±0.1	% / V %/°C
Ramp Valley Voltage	V _{L_RVV}			0.2		V
Ramp Peak Voltage	V _{L_RPV}			2.0		V
Ramp PWM Jitter	LFJ				1	μs
VIN_SNS_RAMP						
Ramp Peak Clamp Voltage	V _{RPCV}	VIN = 8V, C _P = C _R = 100pF, R _P = TBD, VDDP = 5V		5	VDDP+0.9	V
VIN_SNS Discharge Current	I _{VRVV}		7	12.5	18	mA

ELECTRICAL CHARACTERISTICS (CONTINUED)

Unless otherwise specified, the following specifications apply over the operating ambient temperature $-20^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ except where otherwise noted and the following test conditions:.


Parameter	Symbol	Test Conditions	LX1692			Units
			Min	Typ	Max	
BIAS BLOCK						
Voltage at Pin I_R	V_IR	I_R = 40K		1.0		V
Pin I_R Max Source Current	I_MAX_IR			75		μA
STRIKING BLOCK						
ISNS Input Strike Threshold	VISNS_STK			1.0		Vpk
Min ISNS Input Threshold	VISNSMIN			0.3		Vpk
Lamp current Regulation Reference Voltage During Strike Period	V_REF_STK			2		V
Number of Zero Crossing Signal Delay Steps During Strike	N_STEP			128		Steps
Number of Pulses Zero Crossing Signal per Step During Strike	N_PS			8		Pulses
Initial Delay Time	T_FDLY			3.6		μs
Last Delay Time	T_LDLY	After 128 steps		0.3		us
OVSNS Zero Comparator HIGH	V_OVZH			0.843		V
OVSNS zero Comparator LOW	V_OVZL			-0.443		V
OVSNS Peak Comparator High	V_OVPH			2.13		V
OVSNS Peak Comparator Low	V_OVPL			-1.73		V
PROTECTION						
Open Lamp Detection Enable Threshold	V_FEN			3.5		V
Over Voltage Detection Threshold	V_OVSTH			3.2		V
Over Current Detection Threshold	V_OCTH			2.0		V
Open Lamp Striking Time Out	T_STKO	4.5V ≥ VDDP ≤ 5.5V, ISNS = 0V, , C_TO = 1μF, I_R = 40K, VC_TO > 3.5V	1.2	1.4	1.6	sec
Open Lamp Time Out (After Ignition)	T_OL	VISNS < 0.3V, VC_TO >3.5V, Lamp Freq = 60Khz		2.1		msec
Short Lamp/Over Current Detection Enable Threshold	V_DCOD	4.5V ≥ VDDP ≤ 5.5V, ISNS = 0V, C_TO = 1μF, I_R = 40K		0.7		V
Over Current Time Out	T_OC	VOC_SNS >2.0V, Lamp Freq = 60Khz		500		μsec
Short Lamp Time Out (Strike)	T_SL_STK	VOV_SNS < 0.5V, VISNS < 1V		135		msec
Short Lamp Time Out (Run)	T_SL_RUN	VOV_SNS < 0.5V, VISNS > 0.3V		500		μsec
Over Voltage Time Out	T_OSL	VOV_SNS > 3.2V, pulsed input		16		count


ELECTRICAL CHARACTERISTICS (CONTINUED)


Unless otherwise specified, the following specifications apply over the operating ambient temperature $-20^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ except where otherwise noted and the following test conditions:.

Parameter	Symbol	Test Conditions	LX1692			Units
			Min	Typ	Max	
PWM BLOCK						
ISNS Input Voltage Range	V _{R_ISNS}	Maximum recommended for linear operation of error amplifier	-4		+4	Vpk
OC_SNS Input Voltage Range	V _{R_OC}		-4		+4.0	Vpk
OV_SNS Input Voltage Range	V _{R_OV}		-4		+4.0	Vpk
VIN_SNS Input Voltage Range	V _{R_VINS}		-0.3		VDDP	Vpk
ICOMP Error Amp Transconductance	G _{M_EAMP}	ISNS =1.5V	100	220	410	μmho
ICOMP Output Source Current	I _{S_EAMP}	ΔV _{_EAIN} = 1.0V		100		μA
ICOMP Output Sink Current	I _{SK_EAMP}	ΔV _{_EAIN} = 1.0V		100		μA
ICOMP Output Voltage Range	V _{R_EAMP}		0		VDDA	V
ISNS-BRITE_A Input Offset Voltage	V _{OS_EAMP}	ISNS=1.5V, Ta=25°C	-100	0	100	mV
ICOMP Discharge Current	I _{D_ICOMP}			10		mA
ICOMP to A/B Output Propagation Delay	T _{D_COMP}			1100		ns
VCOMP High voltage	V _{HI_VCOMP}	VOVSNS = 0V, See Note 1		VDDA		V
VCOMP Sink Current	I _{LO_VCOMP}	VVCOMP = 2V	1.5			mA
OUTPUT BUFFER BLOCK						
Output Resistance	R _{ON_SRC}	VDDP = 5V		30		Ω
Output Resistance	R _{ON_SINK}	VDDP = 5V		30		Ω
Pull Up Resistance	R _{UP}	Cout, Dout		20		KΩ
Pull Down Resistance	R _{DN}	Aout, Bout		20		KΩ
Output voltage High	VOH	C _{AOUT} = C _{BOUT} = C _{COUT} = C _{DOUT} =2000pF	VDDP-0.4		VDDP	V
Output voltage low	VOL	C _{AOUT} = C _{BOUT} = C _{COUT} = C _{DOUT} =2000pF	0		0.4	V
Min off time	t _{OFF}			320		ns

Note 1. External resistor divider is connected to Vcomp pin. 100K between VDDA and Vcomp, 300K between Vcomp to GND.

SIMPLIFIED BLOCK DIAGRAM

Figure 1 – Block Diagram

STATE DIAGRAM

Figure 2 – State Diagram

TYPICAL APPLICATION

Figure 3 – Schematic

FUNCTIONAL DESCRIPTION**OPERATING MODES**

Two operating modes, Strike and Run, are employed by the LX1692. Upon power up or ENABLE going true, strike mode is entered. After a successful strike, e.g., lamp is ignited, run mode is entered. If ignition is unsuccessful, or if the lamp extinguishes while running, a fault is declared and the controller automatically shuts down.

OSCILLATOR CHARACTERISTICS

The main oscillator in the LX1692 has two frequency control loops; a resonant tracking loop and a fixed frequency loop. The fixed frequency loop is user set via the I_R resistor and the C_R capacitor value. The resonant tracking loop follows the natural resonant frequency of the load.

STRIKING THE LAMP

Lamp ignition is determined by monitoring the lamp current feedback voltage at the ISNS pin. If less than 1.0V during the strike period, the lamp is considered not ignited and Strike mode continues until ignition is detected or strike time out (approximately 1 - 2 seconds) is reached. If greater than 1.0V, strike is declared and a latch is set. The IC is now in "run" mode. And threshold voltage for strike detect is reduced to 0.3V to permit a minimum 3:1 analog dimming ratio to be achieved.

During strike, lamp operating frequency is always controlled by the resonant frequency tracking loop. At power up the lamp is not ignited and the loads' natural resonant frequency will be typically 1.3 to 1.5 times higher than after the lamp has ignited.

The tracking oscillator frequency will slew to near the natural resonant frequency of the load. At open circuit resonance load Q is high and produces a large rise of voltage across the lamp, eliminating the need to use a high transformer turns ratio.

Additionally, since frequency is high, the volt-seconds applied to the transformer primary is minimized. This permits the use of smaller transformers that have reduced core cross sectional area. During striking operation, ICOMP is limited to 2.5V until ignition latch is set.

When it starts the striking operation, it starts the striking frequency as user programmed operating frequency.

And when OVSNS is detected zero cross point, then tracking oscillator will start to sweep the frequency up to near to the circuit resonant frequency and it will track the frequency to reach user programmed open lamp voltage.

At the moment of lamp ignition, operating frequency immediately switches to the programmed value of the fixed frequency oscillator. Lamp current flow is sensed by the strike detection comparator, which decides to return PWM timing control to the fixed frequency oscillator

FAULT PROTECTION

The LX1692 has shut down protection for all common lamp fault conditions. These include the following:

- Open or broken lamp
- High Voltage Arcing on transformer secondary side
- Short across lamp terminals
- Short from high side of lamp to ground
- Short from low side of lamp to ground (current sense resistor shorted)

Three inputs from the lamp are monitored to detect these conditions, ISNS, OV_SNS, and OC_SNS. Fault protection is designed to prevent fire or smoke from being generated by terminating inverter operation in the event of failures in the high voltage components and the power FET's. All fault shut down events can only be reset by ENABLE or VDDP cycling.

OPEN LAMP

When the IC is first powered on or enabled, the inverter output voltage must be made higher than the normal operating voltage of the lamp to cause ignition. The LX1692 generates this higher "strike" voltage by operating at the open circuit resonant frequency of the load inductance and capacitance. Because of its high unloaded Q, a large resonant rise of voltage occurs across the lamp, and produces ignition. Both resonant frequency and Q of the lamp circuit are higher when the lamp is off than when on. The lamp may not ignite immediately when specified strike voltage is applied. It is customary to apply strike voltage for from 0.3 to 3 seconds to insure ignition of cold, dark, or aged lamps. The LX1692 has a programmable time out for this purpose. During strike time out, open lamp voltage is regulated to a value programmed by a voltage divider across the lamp and sensed at the OV_SNS pin.

FUNCTIONAL DESCRIPTION (CONTINUED)

Strike time out is programmed by selecting the capacitor value at the C_TO pin. If the lamp has not ignited before the end of strike time out, a fault is declared and the IC outputs are latched off.

HIGH VOLTAGE ARC OR OVER PROGRAMMED VOLTAGE

If a high voltage arc occurs due to intermittent lamp contacts or component failure, if the over voltage feedback divider is improperly designed, or if the open lamp voltage regulation circuitry fails, the peak voltage on the OV_SNS pin will rise above + 3.2 V_{DC}. This creates a pulse that increments a 4 bit accumulating counter. After 16 events are counted, an open lamp fault is declared and the IC outputs are latched off. This fault is enabled at all times, including during lamp striking. The 4 bit counter is reset by signal C_BST which typically operates at 100 to 300 Hz. Also, OVSNS pin voltage is greater than 3.2V, then ICOMP pin will be forced to discharge to 0V about 600ns.

OPEN LAMP VOLTAGE REGULATION

The open lamp voltage regulator regulates the peak voltage on the OV_SNS pin to ± 1.97 volts, + the 0.2 volt offset, with a maximum tolerance $\pm 8\%$ (± 158 mV). Assuming an additional $\pm 5\%$ tolerance for each of the two capacitors or resistors in the high voltage divider, maximum open lamp voltage tolerance at the system level is $\pm 18\%$. At the high side of tolerance, OV_SNS peak voltage is +2.42V, on the low side of tolerance, OV_SNS input voltage will be regulated at +1.914 V_{PK}. If tighter total voltage regulation is needed in a given application, the feedback divider can be made with 1% resistors.

INTERMITTENT OR BROKEN LAMP AFTER SUCCESSFUL IGNITION

After run mode is entered, an intermittent or open lamp problem can also be detected at the ISNS input. After ignition, peak voltage on the ISNS input is dependent on lamp current amplitude and voltage on the BRITE_A pin. I_SNS signal amplitude should be designed to be greater than ± 400 mV_{PK} (280 mV_{RMS}) to insure a false open lamp fault shut down does not occur. A comparator monitors ISNS and generates a reset pulse to a watch dog timer for any peak voltage > 0.3V. The watch dog, a 9 bit binary counter, is reset once every cycle of I_SNS voltage. If lamp current flowing through the ISNS resistor is too low (e.g., voltage is less than 0.3V peak), reset pulses are not generated and the counter is allowed to overflow and set the fault latch. Nominal short circuit duration is 500 micro seconds when operating at 65KHz.

SHORT CIRCUITS ACROSS THE LAMP TERMINALS AND SHORTS FROM THE HIGH VOLTAGE TERMINAL TO GROUND.

Soft shorts, including the UL safety test that places a 2K ohm resistor across the lamp connector, are normally not a problem because the current regulation circuitry limits current flow to the normal lamp amplitude. However, if the short is strong enough to lower the voltage at the OV_SNS pin to less than 0.7 volts peak, the 7 bit shorted lamp time out counter reset is blocked. If this counter overflows a fault is declared and the IC outputs are latched off. This fault detection is enabled during both strike and run modes. This fault detection is disabled until voltage at C_TO rises above 0.5V. The watch dog counter is not allowed to increment during digital dimming off time while in run mode. This fault will also be generated in the event of a hard short directly across the lamp terminals, or from the high voltage terminal to ground.

SHORT CIRCUITS FROM GROUND TO THE LOW SIDE LAMP TERMINAL.

A Short to ground from the lamp return terminal also shorts out the lamp current sense resistor, removing current feedback to the controller. This short is detected as a rise in voltage across the OC_SNS resistor which is located on the normally grounded side of the HV transformer secondary. A comparator senses peak voltage > 2.0V_{DC} at the OC_SNS pin. This comparator clocks the 4 bit watch dog timer described above in the open lamp fault logic. Sixteen events during a single cycle of the C_BST signal will overflow the watchdog counter and cause an over current shut down during either strike or run mode.

ON CHIP LDO REGULATOR

Output voltage is 4.0 $\pm 5\%$. Supplies all internal circuitry except output driver stage. Capable to source 5mA to external circuitry.

UNDER VOLTAGE LOCKOUT


Keeps chip outputs active off until VDDA is high enough to insure stable operation.

DIMMING MODES


Separate input pins are available for digital and analog dimming modes for maximum flexibility. See dimming truth table below. Digital dimming rise and fall times can be controlled by the ICOMP capacitor (See Dimming Modes Table).

DIMMING MODES

MODE	BRITE A	BRITE D	ISNS	CBST	I Range
DC voltage controlled analog	0 – 2V	VDDA		cap	3:1
DC voltage controlled reverse analog	VDDA	VDDA	0–2V	cap	1:3
External PWM controlled digital	VDDA	PWM		cap	60:1
DC voltage controlled digital	VDDA	0.5-2.5V		Cap	30:1
Analog + voltage controlled Digital	0 -2V	0.5-2.5V		Cap	60:1

PACKAGE DIMENSIONS
PW 20-Pin Thin Small Shrink Outline (TSSOP)


Dim	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	-	1.10	-	0.043
A1	0.05	0.15	0.002	0.006
A2	0.80	1.05	0.031	0.041
b	0.19	0.30	0.007	0.012
c	0.09	0.20	0.004	0.008
D	6.40	6.60	0.252	0.260
E	6.25	6.55	0.246	0.258
E1	4.30	4.50	0.169	0.177
e	0.65 BSC		0.026 BSC	
L	0.45	0.75	0.018	0.030
Θ1	0°	8°	0°	8°
*LC	-	0.10	-	0.004

DW 20-Pin Plastic (SOWB) Wide body SOIC


Dim	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	12.65	12.85	0.498	0.506
B	7.49	7.75	0.295	0.305
C	2.35	2.65	0.093	0.104
D	0.25	0.46	0.010	0.018
F	0.64	0.89	0.025	0.035
G	1.27 BSC		0.050 BSC	
J	0.23	0.32	0.009	0.013
K	0.10	0.30	0.004	0.012
L	8.13	8.64	0.320	0.340
M	0°	8°	0°	8°
P	10.26	10.65	0.404	0.419
*LC	-	0.10	-	0.004

*Lead Coplanarity

Note:

1. Dimensions do not include mold flash or protrusions; these shall not exceed 0.155mm(.006") on any side. Lead dimension shall not include solder coverage.



LX1692

Full Bridge Resonant CCFL Controller

PRODUCTION DATA SHEET

NOTES

PRODUCTION DATA – Information contained in this document is proprietary to Microsemi and is current as of publication date. This document may not be modified in any way without the express written consent of Microsemi. Product processing does not necessarily include testing of all parameters. Microsemi reserves the right to change the configuration and performance of the product and to discontinue product at any time.