



POWER MOS V® MOSFET

Power MOS V® is a new generation of high voltage N-Channel enhancement mode power MOSFETs. This new technology minimizes the JFET effect, increases packing density and reduces the on-resistance. Power MOS V® also achieves faster switching speeds through optimized gate layout.



- TO-264 MAX Package
- Avalanche Energy Rated
- Faster Switching
- Lower Leakage

MAXIMUM RATINGS

All Ratings: $T_C = 25^\circ\text{C}$ unless otherwise specified.

Symbol	Parameter	APT50M60L2VR	UNIT
V_{DSS}	Drain-Source Voltage	500	Volts
I_D	Continuous Drain Current @ $T_C = 25^\circ\text{C}$	77	Amps
I_{DM}	Pulsed Drain Current ^①	308	
V_{GS}	Gate-Source Voltage Continuous	± 30	Volts
V_{GSM}	Gate-Source Voltage Transient	± 40	
P_D	Total Power Dissipation @ $T_C = 25^\circ\text{C}$	833	Watts
	Linear Derating Factor	6.67	W/°C
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55 to 150	°C
T_L	Lead Temperature: 0.063" from Case for 10 Sec.	300	
I_{AR}	Avalanche Current ^① (Repetitive and Non-Repetitive)	77	Amps
E_{AR}	Repetitive Avalanche Energy ^①	50	mJ
E_{AS}	Single Pulse Avalanche Energy ^④	3200	

STATIC ELECTRICAL CHARACTERISTICS

Symbol	Characteristic / Test Conditions	MIN	TYP	MAX	UNIT
BV_{DSS}	Drain-Source Breakdown Voltage ($V_{GS} = 0V, I_D = 250\mu A$)	500			Volts
$R_{DS(on)}$	Drain-Source On-State Resistance ^② ($V_{GS} = 10V, I_D = 38.5A$)			0.060	Ohms
I_{DSS}	Zero Gate Voltage Drain Current ($V_{DS} = 500V, V_{GS} = 0V$)			25	μA
	Zero Gate Voltage Drain Current ($V_{DS} = 400V, V_{GS} = 0V, T_C = 125^\circ\text{C}$)			250	
I_{GSS}	Gate-Source Leakage Current ($V_{GS} = \pm 30V, V_{DS} = 0V$)			± 100	nA
$V_{GS(th)}$	Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 5mA$)	2		4	Volts

 **CAUTION:** These Devices are Sensitive to Electrostatic Discharge. Proper Handling Procedures Should Be Followed.

DYNAMIC CHARACTERISTICS

APT50M60L2VR

Symbol	Characteristic	Test Conditions	MIN	TYP	MAX	UNIT
C_{iss}	Input Capacitance	$V_{GS} = 0V$ $V_{DS} = 25V$ $f = 1\text{ MHz}$		10600		pF
C_{oss}	Output Capacitance			1800		
C_{rss}	Reverse Transfer Capacitance			795		
Q_g	Total Gate Charge ③	$V_{GS} = 10V$ $V_{DD} = 250V$ $I_D = 77A @ 25^\circ C$		560		nC
Q_{gs}	Gate-Source Charge			70		
Q_{gd}	Gate-Drain ("Miller") Charge			285		
$t_{d(on)}$	Turn-on Delay Time	RESISTIVE SWITCHING $V_{GS} = 15V$ $V_{DD} = 250V$ $I_D = 77A @ 25^\circ C$ $R_G = 0.6\Omega$		20		ns
t_r	Rise Time			25		
$t_{d(off)}$	Turn-off Delay Time			80		
t_f	Fall Time			8		
E_{on}	Turn-on Switching Energy ⑥	INDUCTIVE SWITCHING @ 25°C $V_{DD} = 333V, V_{GS} = 15V$ $I_D = 77A, R_G = 5\Omega$		1510		μJ
E_{off}	Turn-off Switching Energy			3450		
E_{on}	Turn-on Switching Energy ⑥	INDUCTIVE SWITCHING @ 125°C $V_{DD} = 333V, V_{GS} = 15V$ $I_D = 77A, R_G = 5\Omega$		2065		
E_{off}	Turn-off Switching Energy			3830		

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Symbol	Characteristic / Test Conditions	MIN	TYP	MAX	UNIT
I_S	Continuous Source Current (Body Diode)			77	Amps
I_{SM}	Pulsed Source Current ① (Body Diode)			308	
V_{SD}	Diode Forward Voltage ② ($V_{GS} = 0V, I_S = -I_D 77A$)			1.3	Volts
t_{rr}	Reverse Recovery Time ($I_S = -I_D 77A, di_S/dt = 100A/\mu s$)		680		ns
Q_{rr}	Reverse Recovery Charge ($I_S = -I_D 77A, di_S/dt = 100A/\mu s$)		17		μC
dv/dt	Peak Diode Recovery dv/dt ⑤			8	V/ns

THERMAL CHARACTERISTICS

Symbol	Characteristic	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction to Case			0.15	$^\circ C/W$
$R_{\theta JA}$	Junction to Ambient			40	

① Repetitive Rating: Pulse width limited by maximum junction temperature

② Pulse Test: Pulse width < 380 μs , Duty Cycle < 2%

③ See MIL-STD-750 Method 3471

④ Starting $T_J = +25^\circ C$, $L = 1.08mH$, $R_G = 25\Omega$, Peak $I_L = 77A$

⑤ dv/dt numbers reflect the limitations of the test circuit rather than the device itself. $I_S \leq -I_D 77A$ $di/dt \leq 700A/\mu s$ $v_R \leq 500V$ $T_J \leq 150^\circ C$

⑥ E_{on} includes diode reverse recovery. See figures 18, 20.

APT Reserves the right to change, without notice, the specifications and information contained herein.




FIGURE 1, MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Typical Performance Curves

APT50M60L2VR




FIGURE 2, TRANSIENT THERMAL IMPEDANCE MODEL




FIGURE 4, TRANSFER CHARACTERISTICS




FIGURE 6, MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 8, ON-RESISTANCE vs. TEMPERATURE




FIGURE 3, LOW VOLTAGE OUTPUT CHARACTERISTICS




FIGURE 5, $R_{DS(ON)}$ vs DRAIN CURRENT




FIGURE 7, BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9, THRESHOLD VOLTAGE vs TEMPERATURE




FIGURE 10, MAXIMUM SAFE OPERATING AREA




FIGURE 11, CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE




FIGURE 12, GATE CHARGES vs GATE-TO-SOURCE VOLTAGE




FIGURE 13, SOURCE-DRAIN DIODE FORWARD VOLTAGE




FIGURE 14, DELAY TIMES vs CURRENT




FIGURE 15, RISE AND FALL TIMES vs CURRENT




FIGURE 16, SWITCHING ENERGY vs CURRENT




FIGURE 17, SWITCHING ENERGY vs. GATE RESISTANCE




Figure 18, Turn-on Switching Waveforms and Definitions




Figure 19, Turn-off Switching Waveforms and Definitions




Figure 20, Inductive Switching Test Circuit

TO-264 MAX™(L2) Package Outline

